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Abstract: In this paper, a Packet-Coupled Oscillators (PkCOs) synchronisation protocol
is proposed for time-sensitive Wireless Sensor Networks (WSNs) based on Pulse-Coupled
Oscillators (PCO) in mathematical biology. The effects of delays on synchronisation performance
are studied through mathematical modelling and analysis of packet exchange and processing
delays. The delay compensation strategy (i.e., feedforward control) is utilised to cancel delays
effectively. A simple scheduling function is provided with PkCOs to allocate the packet
transmission event to a specified time slot, by configuring reference input of the system to
a non-zero value, in order to minimise the possibility of packet collision in synchronised wireless
networks. The rigorous theoretical proofs are provided to validate the convergence and stability
of the proposed synchronisation scheme. Finally, the simulations and experiments examine the
effectiveness of PkCOs with delay compensation and scheduling strategies. The experimental
results also show that the proposed PkCOs algorithm can achieve synchronisation with the
precision of 26.3µs (1 tick).
Keywords: Time Synchronisation, Packet-Coupled Oscillators, Mathematical Modelling, Delay,
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1. INTRODUCTION
Nowadays, the wide use of Internet of Things (IoT) in
various sectors, such as transportation systems, electrical
grids, smart cities, and so on, is significantly improving
the quality of our life. As a fundamental technology of
IoT, Wireless Sensor Networks (WSNs) plays an important
role in industrial systems by monitoring and collecting
surrounding context and environmental information. To
guarantee such time-sensitive and mission-critical indus-
trial applications work properly, Time Synchronisation
(TS), which is the key enabling technology of WSNs, is
required to provide a common timescale for local clocks of
WSN nodes.
Due to the importance of time synchronisation, many syn-
chronisation protocols have been proposed for WSNs in the
communication engineering community. They are well rep-
resented by TS algorithms such as Precision Time Protocol
(PTP) (IEEE 1588 (2008)) and Reference Broadcast Syn-
chronisation (RBS) of Elson et al. (2002). It is well known
that in the PTP synchronisation scheme, error in each hop
is accumulated, and the precision of such a synchronisation
algorithm degrades by increasing hop distance. Compared
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to the PTP protocol, RBS achieves higher performance
at the expense of requiring more packet transmission and
reception, while the Radio Frequency (RF) module is the
most energy-consuming component of a wireless sensor
node, which would increase energy complexity (Sivrikaya
& Yener (2004)).
Next, owing to the significance of synchronisation in var-
ious disciplines, it has naturally attracted attention from
mathematics and physics communities, where it is applied
to networked oscillators consisting of a set of oscillators
coupled with each other through a certain network topol-
ogy. Inspired by the synchronous flashing of fireflies ob-
served in certain parts of southeast Asia, a typical net-
worked oscillators model, the Pulse-Coupled Oscillators
(PCO), is derived by Mirollo & Steven (1990). As a result
of its inherent simplicity and scalability, this biological
model guarantees the possibility of synchronisation in a
network consisting of N oscillators under simple network-
ing protocols; its discretisation also lets this model apply
to wireless sensor networks easily.
However, the PCO’s ideal coupling mechanism restricts
its employment to any real network. Specifically, in PCO,
oscillators’ states are instantly known by their coupled
oscillators and no delays between connected oscillators,
which is impossible in industrial wireless networks. Thus,
it needs to be improved for application in WSNs.
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As a result, in this paper, inspired by PCO, the Packet-
Coupled Oscillators (PkCOs) is proposed to achieve time
synchronisation in WSNs. The main focus is particularly
laid on the problem of the ideal coupling mechanism (i.e.,
packet exchange delay and processing delay in WSNs).
In PkCOs, an oscillator works in either free-running or
interactive mode. In the free-running mode, the oscillator
behaves as an isolated oscillator, whose state P linearly
increases from zero to the threshold. Once P reaches the
threshold value, the oscillator fires (which means a Sync
packet is being generated and broadcasted) while state P is
reset. This procedure keeps repeating continuously during
the free-running mode. When the oscillator receives a Sync
from another oscillator, it moves to the interactive mode,
where generating a local timestamp, and adjusting its state
by offset estimated from the timestamp, after which it
returns to the free-running mode.
Typically, in embedded systems, the clock module of a
WSN node is implemented by a counter register (or a
chain of counters) driven by the crystal oscillator. The
counter is reset to zero when it matches the pre-defined
threshold value. This periodic resetting feature is similar
to PkCOs’ firing-resetting behaviour, where the oscillator
fires and resets its state. Thus, the clock module in
embedded systems can be described as an uncoupled
PkCOs’ oscillator, and periodic packet transmission in
WSNs is equivalent to Sync firing in PkCOs.
1.1 Related Work
In PCO, the presence of pulse coupling delay results
in the occurrence of infinite feedback and instability of
networks (Hong & Scaglione (2005)). To prevent WSNs
from being unstable, several works (e.g., Hong & Scaglione
(2005), Pagliari & Scaglione (2011)) introduce a refractory
period where the reception of Pulses has no effect on local
oscillator’s state, and refractory period must be larger than
twice coupling delay (Gentz et al. (2016), Tyrrell et al.
(2008)). However, Zong et al. (2018a) shows that, in multi-
hop networks, PCO synchronisation error (resulting from
coupling delay) accumulates over multiple hops. Therefore,
TS error may be larger than the refractory period, which
is utilised to guarantee the network’s stability. Moreover,
due to the impossibility of real-time computing, the effects
of processing delay (which is required for calculation) need
to be considered in the synchronisation protocol.
In the literature (e.g., see Tyrrell et al. (2010), Proskurnikov
& Cao (2017), Wang et al. (2012), Hong & Scaglione
(2005), Pagliari & Scaglione (2011) and An et al. (2011)),
once a WSN consisting of numerous sensor nodes achieves
synchronisation, a large number of Sync packets are sent
to the wireless channel simultaneously. However, each time
only a single wireless packet is permitted to be transmitted
in the channel. As a consequence, packet collision occurs,
and no packets can be received successfully. To address
this issue, Ashkiani & Scaglione (2012) and Gentz et
al. (2016) propose a scheduling scheme to guarantee
Sync packets to be transmitted in a distributed fashion,
thereby minimising the possibility of packet collision. How-
ever, the dithered quantisation function, which is used for
scheduling scheme, is not naturally integrated into WSN
nodes. The microprocessor in sensor nodes has to provide
extra hardware resources to realise dithered quantisation
function, which also increases energy consumption, puts a
strain in batteries, and reduces the autonomy of nodes.
Furthermore, the use of software floating-point unit in
dithered quantisation function may reduce its calculation
precision.
1.2 Contribution and Paper Organisation
In this paper, through mathematical modelling of packet
exchange and processing delays in both time dimension
and state dimension, the delays’ effects on PkCOs in
these dimensions are analysed. Delay compensation strat-
egy (i.e., feedforward control) is introduced in the packet
coupling scheme to cancel the impacts of two delays, rather
than simply introducing a refractory period to maintain
the network’s stability, which cannot improve synchroni-
sation performance effectively. Also, the packet coupling
mechanism allows the natural allocation of time slots for
Sync packet transmission, and the simple scheduling func-
tion of packet coupling mechanism reduces the need and
consumption of hardware resources, compared to schedul-
ing functions in Ashkiani & Scaglione (2012) and Gentz
et al. (2016).
In addition, the convergence and stability of PkCOs are
analysed under two different scenarios (i.e., with and with-
out feedforward control). The effectiveness of the proposed
delay compensation scheme is also evaluated in simula-
tion and hardware-based experiments. The experimental
results show that, by using the proposed synchronisation
strategy, the time synchronisation precision of 26.3µs (1
tick) is achieved under clock resolution of 30.5µs; and
packet coupling scheme is also capable of allocating Sync
packet transmission to a specified time slot.
The rest of this paper is organised as follows: Section 2
presents the PkCOs algorithm and mathematical mod-
elling of delays in the time dimension. Section 3 details
the implementation of a delay compensation scheme in the
state dimension. The rigorous theoretical proofs for the
algorithm’s convergence and stability are also provided.
Additionally, the scheduling function is briefly introduced
in this section. Section 4 and Section 5 present simulation
and experimental results. Finally, conclusions are drawn
in Section 6.
2. PROBLEM FORMULATION
In embedded systems, the crystal oscillator is widely
used as a clock source due to its trade-off between high-
quality signal accuracy and cost. In the following, the
crystal oscillator-based clock is modelled as a free-running
oscillator of PkCOs. An identical clock model is considered
since the crystal oscillator provides a reliable clock signal.
To understand how clock and delays are modelled, their
equations are derived and briefly presented.
2.1 Modelling An Identical Clock
Referring first to the case of a perfect clock, in WSNs,
the clock system is constructed from two parts: (i) a
crystal oscillator, ticking at the nominal frequency f0
= 1/τ0 where τ0 is crystal oscillator period, and (ii) a
counter counts the number of ticks generated by a crystal
oscillator. Specifically, through the process of counting,
the periodic signal produced by a crystal oscillator is
converted into an integer that is increased by one per
crystal oscillator period. Once the cumulative value of a
counter matches the pre-defined threshold, it is reset and
starts counting from zero again, after which this procedure
repeats. Let t[n] denote the time reported by such a
crystal oscillator-based clock at the n-th clock event, t[n]
is calculated as
t[n] = n× τ0 = n
f0
. (1)
For an ideal crystal oscillator-based clock whose frequency
is exactly the same as the nominal frequency f0, t[n] is
accurate and referred to as the reference time. Such a clock
is also called the reference clock or master clock thereafter.
In the PkCOs synchronisation method, the time synchro-
nisation cycle T is much greater than the clock period τ0
(i.e., T  τ0), it is reasonably assumed that the clock
is updated m0 times during a single synchronisation cycle,
following T = m0×τ0. Taking the clock’s periodic resetting
behaviour into account, the dynamics of the master clock’s
state P0[n] are represented as
P0[n] = t[n]−
k∑
j=0
ϕ0[j], (2)
where ϕ0 is the master clock threshold, k = bn/m0c
represents how many clock resetting has occurred from
n = 0 to the n-th clock event, where floor function
bn/m0c denotes the greatest integer less than or equal to
n/m0. Recalling that synchronising clocks occurs when a
clock resets, k also denotes the number of synchronisation
cycles so far. In other words, the clock is at the k-th
synchronisation cycle.
However, in reality, the state of real crystal oscillator-
based clock Pi[n] is different from ideal state P0[n] due
to manufacturing tolerance and environmental conditions
(e.g., temperature). The difference between ideal clock’s
state P0[n] and Pi[n] reported by the i-th unperfect clock
is referred to as the clock offset θi[n]:
θi[n] = Pi[n]− P0[n]. (3)
Clearly, in Fig. 1, the amount of offset θi[n] of the crystal
oscillator-based clock is moderate throughout experimen-
tal recordings at room temperature. By using the linear
polynomial fitting, it is shown that the clock possesses a
smaller clock skew γi[n]
1 , which is only around 1.4 ppm
(parts per million). Thus, it is reasonable to assume that
the frequency fi[n] of the crystal oscillator-based clock is
identical to nominal clock frequency f0[n] (i.e., γi[n] = 0).
Thus, only the crystal oscillator’s phase contributes to the
inaccuracy of local clocks. The phase noise of the i-th clock
is modelled by a random process φi[n], representing all the
instant phase deviation from t[0] to time t[n]. The clock
state Pi[n] at the n-th clock event is modelled as
Pi[n] = t[n] + φi[n]−
k∑
j=0
ϕi[j], (4)
1 clock skew γi[n] is defined as the normalised difference between the
i-th clock frequency fi[n] and reference clock frequency f0, yielding
γi[n] = (fi[n]− f0)/f0.
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Fig. 1. Offsets of 32.768kHz crystal oscillator-based clocks
at wireless nodes (Atmel SMART SAM R21).
where ϕi is the i-th clock threshold. The local unperfect
clock is also called the slave clock. For the purpose of
analysis, the recursive state equation of slave clock, which
describes the behaviour of a clock with identical frequency,
is written as
θi[n+ 1] = θi[n] + ωθi [n], (5)
where white Gaussian random process ωθi [n] = φi[n+1]−
φi[n] denotes offset noise.
2.2 Mathematical Modelling of Delays
In the PkCOs’ packet coupling scheme, at the k-th syn-
chronisation cycle, when the slave node receives the mas-
ter’s Sync after packet exchange delay κi, it generates a
timestamp Pˆi[k] based on the local clock. While, due to
the impossibility of real-time computing, the processing
delay ηi is required for a processor to estimate offset θˆi[k].
Once the offset estimate θˆi[k] is determined, the correction
input ui[k] is employed to drifting clock (5) instantly.
Obviously, the inaccuracy of clock correction action ui[k]
results from following two factors: (i) packet exchange
delay κi including send time, access time, propagation
time and receive time; and (ii) processing delay ηi which is
required for a processor to compute clock correction input
from the local timestamp. These factors are taken into
accounts as shown in Fig. 2.
Packet Exchange Delay : As shown in Fig. 2, the perfect
clock fires and transmits a Sync packet at tk, which indi-
cates the start of the k-th synchronisation cycle. The i-th
node receives the Sync at tk + κi, due to the transmis-
sion delay, propagation delay, and other factors explained
above. The packet exchange delay κi is assumed as Gaus-
sian random process with non-zero mean of κ¯i and finite
variance of σ2κi . That is κi ∼ (κ¯, σ2κi).
When the i-th node receives the Sync, a local timestamp
Pi[n] is generated by reading node’s counter, we get:
Pˆi[k] = Pˆ
tk+κi
i . (6)
Once local timestamp Pˆi[k] is obtained, the offset estimate
θˆi[k] = θi[k] + κi between two clocks can be determined
directly via the following expression:
𝑃𝑃𝑖𝑖 𝑘𝑘
−
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Fig. 2. Example of the slave clock correction.
θˆi[k] =
{
Pˆi[k] ifPˆi[k] <
ϕi
2
+ κi
Pˆi[k]− ϕi ifPˆi[k] ≥ ϕi
2
+ κi
. (7)
Processing Delay : Next, the offset estimate should be
employed to a local clock at tk + κi:
Pi[k]
+ = Pi[k]
− − ui[k], (8)
where Pi[k]
+/Pi[k]
− is the i-th clock’s state after/before
it is corrected at the k-th synchronisation cycle. However,
due to the limitation of hardware resources, the processing
delay ηi is required for clock offset estimation. Thus, the
local clock actually is corrected at the time tk + κi + ηi,
yielding
Pi[k]
+ = P tk+κi+ηii − ui[k], (9)
where the processing delay ηi is also considered as Gaus-
sian random process with non-zero mean η¯i and finite
variance of σ2ηi , which is ηi ∼ (η¯, σ2ηi).
In (3) and (4), it is indicated that the existence of clock
offset leads to the clock state’s inaccuracy. Therefore,
the clock correction action to clock state is essentially
equivalent to the application of correction input ui[k]
to clock offset. For the purpose of analysis, the clock
correction algorithm (9) can be rewritten as
θi[k]
+ = θtk+κi+ηii − ui[k], (10)
where θi[k]
+ is the clock offset after it is adjusted.
Until now, it is clear that due to the packet exchange delay
and processing delay in the time dimension, the direct
employment of complete offset estimate to a local clock,
yielding ui[k] = −θˆi[k], results in degradation of PkCOs
synchronisation performance.
3. PACKET COUPLING SCHEME WITH
FEEDFORWARD CONTROL
To avoid the occurrence of over-correction and synchro-
nisation performance’s degradation, this paper applies a
proportional controller scheme for better synchronisation
performance. Moreover, by effectively compensating the
effects of delays in the state dimension, the feedforward
control is capable of further improving synchronisation
precision.
Specifically, at the k-th synchronisation cycle, once the
clock offset θˆi[k] is measured, the local clock is adjusted
by a partial amount of offset estimate, following ui[k] =
−αθˆi[k] where α is the coefficient of the proportional
controller.
In this paper, since the frequency of clocks is assumed
to be the same as nominal frequency f0 (i.e., fi =
f0), these do not contribute extra value to the offset.
Assuming the clock period is sufficiently small, the value
of clock state increment within delay duration (which is
in the state dimension) is equal to the value of delays
(which is in the time dimension). In other words, if clock
resolution is sufficiently high, delay in the time dimension
is equivalent to delay in the state dimension, and the
following expressions are obtained:
P tk+κii − P tki = κi (11)
for the packet exchange delay and
P tk+κi+ηii − P tk+κii = ηi (12)
for the processing delay.
Therefore, the packet exchange delay and processing delay
in the state dimension can be written in following equa-
tions { θi[k + 1] = θi[k] + ui[k] + ωθi [n]
θˆi[k] = θi[k] + κi
ui[k] = α(0− θˆi[k])− ηi
. (13)
It is important to note that, ideally, the local clock offset
should be corrected to target value of (θtk+κi − αθˆi[k])
at (tk + κi). However, in practice, the i-th clock offset
can only be adjusted to (θtk+κi+η − αθˆi[k]) at the time
(tk + κi + ηi), owing to the processing delay ηi which is
required for clock offset estimation. This means that the
value of extra ηi is unintentionally used to correct the local
clock, this procedure is modelled as ui[k] = αθˆi[k]− ηi, as
indicated in (13).
Theorem 1. For any α ∈ (0, 2), the clock offset in algo-
rithm (13) converges to (−κ¯i − η¯i/α) for all initial condi-
tions.
Proof. The characteristic equation of the closed-loop sys-
tem is
λ− 1 + α = 0.
The eigenvalue of the characteristic equation above is
λ = 1− α.
As specified in Ogata (2009), if the coefficient α is within
the unit circle (i.e., α ∈ (0, 2)), the system achieves steady
state. Moreover, using standard techniques (such as z-
transformation and final value theorem), it is easy to find
that the clock offset θi[k] asymptotically converges to a
certain value (i.e., asymptotic error) being satisfied:
θi[k]
k →∞ = limz→1(z − 1)
(
− z(ακ¯i + η¯i)
(z − 1 + α)(z − 1) +
(σ2θi − σ2κi − σ2ηi)
(z − 1 + α)
)
= −κ¯i − η¯i
α
.
(14)
Clearly, delays in the time dimension lead to the asymp-
totic error of steady state. However, by introducing feed-
forward control input µi = η¯i−ακ¯i to the closed-loop con-
trol system (13), it is possible to obtain a zero asymptotic
error. This also means that, in practice, the synchronised
wireless nodes will transmit Sync packets simultaneously,
and the interference of wireless packet will occur. To avoid
the collision of Sync packet transmission, the time slot
tdi is allocated to the i-th node to guarantee only the
corresponding node can access the wireless channel for
Sync packet transmission.
Finally, a more advanced closed-loop control system, with
features of delay compensation and avoidance of packet
collision, is written as{ θi[k + 1] = θi[k] + ui[k] + ωθi [n]
θˆi[k] = θi[k] + κi
ui[k] = α(tdi − θˆi[k])− ηi + µi
. (15)
Theorem 2. For any α ∈ (0, 2), the offset in algorithm (15)
tracks tdi for all initial conditions.
Proof. Using standard techniques (such as z-transformation),
it becomes almost natural to find transfer function G(z)
of the closed-loop control system (15) from tdi(z) to θi(z):
G(z) =
θi(z)
tdi(z)
=
α
(z − 1 + α) .
Therefore,
G(1) = 1. (16)
This means that, by using the feedforward control, in the
steady state, the clock offset θi[k] always tracks desired
reference input tdi . In other words, in the synchronised
state, the i-th node transmits the Sync at the allotted
time slot tdi .
4. SIMULATION RESULTS
To validate theoretical results presented in the preceding
section, simulations are conducted in Simulink employing
parameters obtained from real implementation settings.
In the simulations, an identical clock, which corresponds
to the crystal oscillator-based clock on Node 1 in Fig.
1, is simulated. The clock offset is subject to a random
perturbation with variance of 244.4990 × 10−12, which is
taken from Zong et al. (2020a). The synchronisation cycle
is configured to 1s. In addition, the mean values of packet
exchange delay and processing delay are set to 349µs and
514µs, respectively (see Zong et al. (2020b)). The network
consisting of one master and a single slave node is used.
The configurations of simulations are summarised in Table
1.
Table 1. Simulation configurations
Symbol Value Unit
θi[0] 0.6 Second (s)
σ2θi
244.4990× 10−12
T 1 Second (s)
κ¯i 349 Microsecond (µs)
η¯i 514 Microsecond (µs)
α 0.5
tdi 0, 9.15 Microsecond (µs)
Fig. 3 shows the evolution of clock offset under the closed-
loop control system (13). Clearly, it is demonstrated that,
without the aid of feedforward control, the clock offset
converges to an asymptotic error −κ¯i− η¯i/α = −1.212ms,
after several synchronisation cycles.
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Fig. 3. Evolution of clock offset on the closed-loop control
system without delay compensation strategy.
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Fig. 4. Evolution of clock offset on the closed-loop control
system with delay compensation and avoidance of
packet collision strategies.
Moreover, Fig. 4 indicates that, by using feedforward
control and non-zero reference input, in the steady state,
the clock offset tracks reference input tdi = 9.15ms. This
means that, in practice, the i-th slave node transmits the
Sync at its allotted time slot tdi within each synchronisa-
tion cycle.
5. EXPERIMENTAL RESULTS
To evaluate the performance of the proposed PkCOs syn-
chronisation scheme with features of delay compensation
and packet collision avoidance, it is implemented on the
Atmel SMART SAM R21 board developed in Zong et
al. (2018b). The experiments consider a two-node wire-
less network consisting of one master node and a single
slave node. The master node is connected to a Trimble
ThunderBolt E GPS Disciplined Clock for providing the
PPS (Pulse Per Second) signal. Once it receives the PPS
signal from GPS, the master issues an external interrupt to
toggle the GPIO PA19 pin firstly. Meanwhile, it broadcasts
a Sync packet to the wireless channel directly.
As for the slave node, the PkCOs state is represented by
a 32-bit COUNT register of the Real-Time Clock (RTC)
module, which uses a 32.768kHz external crystal oscillator
as the clock source. When the COUNT register matches
32767 of the compare register COMP, it is reset to zero. At
the same time, an RTC interrupt is triggered, and then, a
new cycle begins. In the RTC interrupt handler, the GPIO
PA19 pin is toggled first; then, a wireless Sync packet is
transmitted to the channel directly.
In the slave’s receive mode, once addressing fields of the
received Sync packet match local addresses, an AMI (Ad-
dress Match Interrupt) is issued to generate a timestamp
by reading the COUNT register. After the timestamp is
generated, the local clock is corrected by using estimated
clock offset as described in (7).
The signal outputs from master and slave nodes are
attached to a logic analyser that records the time of
master’s Sync packet transmission and slave clock’s firing.
Also, the difference between Sync packet transmission time
and signal toggled in the RTC handler of slave node is
calculated for analysing synchronisation performance. To
guarantee a fair comparison of performance, the precision
in the synchronised state, denoted by ∆i, is defined as the
difference among the i-th clock fires time tPi=ϕi , allocated
time slot tdi and perfect clock fires time tPi=ϕ0 of the
master node, chosen as the reference. That is
∆i := tPi=ϕ0 − tdi − tPi=ϕi . (17)
Many time synchronisation protocols are proposed and
implemented in several hardware platforms that select dif-
ferent types of crystal oscillator as clock sources; thus, the
direct comparison of these results is unfair, and obtained
conclusions are also questionable (Masood et al (2017)).
In addition to ∆i, we also adopt the clock tick as an
evaluation metric, in order to compare the performance of
multiple synchronisation algorithms in different hardware
environments. This metric relates to maximum achievable
accuracy on the underlying platform, leading to reasonable
results.
Fig. 5 presents the evolution of synchronisation precision
over time. Time is measured in terms of the number of syn-
chronisation cycles. The precision converges to some extent
to a steady state with an asymptotic error, which is close to
the theoretical asymptotic error of (κ¯i+η¯i/α = 1.1895ms).
However, due to the limitation of clock resolution (i.e., the
clock period τ0 = 30.5µs), the assumption of (11), (12)
cannot be met, and the value of delays (i.e., κ¯i + η¯i/α)
is impossible to be integer multiple of the clock period.
Thus, there always exists a bias between the value for
compensating delays, saying 26.6µs.
Moreover, in the experiments, only the clock offset is cor-
rected, and the local clock’s frequency is slightly different
from that of the GPS clock. The existence of clock skew
leads to sawtooth behaviour of achieved synchronisation
precision. In future work, the clock frequency correction
scheme will be applied to local clocks, in order to further
improve synchronisation performance.
In Fig. 6, by employing feedforward control µi to packet
coupling scheme, the achieved synchronisation accuracy
improves to 26.3µs (1 ticks). Even though Degesys et
al. (2007) utilises MAC-level timestamping mechanism to
generate timestamp, the achieved synchronisation is only
around 100µs (3 ticks). In addition, Elson et al. (2002)
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Fig. 5. Evolution of synchronisation precision ∆i under
the PkCOs scheme without delay compensation (α =
0.5, κ¯i = 518.5µs, η¯i = 335.5µs).
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Fig. 6. Evolution of synchronisation precision ∆i under the
PkCOs protocol with delay compensation and avoid-
ance of packet collision (α = 0.5, κ¯i = 518.5µs, η¯i =
335.5µs).
reports that RBS is capable of achieving synchronisation
with the precision of about 11µs (11 ticks). By using simi-
lar hardware configurations, the proposed synchronisation
method has a clear potential to overcome the results in
Elson et al. (2002) and Degesys et al. (2007).
Fig. 7 demonstrates results of the utilisation of feedforward
control and non-zero reference input tdi = 12.81ms in
the system. Clearly, in the steady state (i.e., synchronised
state), the time of the i-th clock packet transmission event
relative to the master node is 12.81ms. In other words, the
i-th node’s clock always tracks reference input tdi . This
means that the proposed packet coupling scheme can nat-
urally allocate the time slot for Sync packet transmission,
thereby minimising the possibility of packet collision.
6. CONCLUSION
In this paper, through mathematical modelling and exper-
imental validation of packet exchange delay and processing
delay, the impacts of two delays on PkCOs are studied. The
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Fig. 7. Transmission time relative to the master node
during each synchronisation cycle (tdi = 12.81ms).
analysis includes packet exchange delay and processing
delay in both time and state dimensions. The feedforward
control (i.e., delay compensation strategy) is introduced
in the packet coupling scheme to cancel delays’ effects.
Meanwhile, the proposed simple packet coupling scheme
allows the natural allocation of a time slot for Sync packet
transmission. The rigorous theoretical proofs validate the
effectiveness of the proposed PkCOs scheme with delay
compensation and packet avoidance characteristics. Fi-
nally, the experimental results show that, in the PkCOs
synchronisation protocol, the utilisation of feedforward
control can achieve synchronisation with the precision of
26.3µs (1 tick). It is also capable of allocating the Sync
packet to a specified time slot, thereby minimising the
possibility of packet collision in wireless sensor networks.
In future work, the hardware resource consumption of
PkCOs requires to be analysed in the experiments. More-
over, it is also necessary to study synchronisation precision
of the PkCOs protocol in multi-hop large-scale WSNs.
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